Index: Difference between revisions
From TernaryWiki
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| (6 intermediate revisions by the same user not shown) | |||
| Line 25: | Line 25: | ||
== Ternary Logic Gates == | == Ternary Logic Gates == | ||
<table style="margin: auto;"> | |||
<tr> | |||
<th>'''Balanced'''</th> | |||
<th>'''Unsigned'''</th> | |||
</tr> | |||
<tr> | |||
<td style="margin: 50%; width: 150px;"> | |||
* '''+2 Input''' | * '''+2 Input''' | ||
** [[SUM (Ternary Gate)|SUM]] | ** [[SUM (Ternary Gate)|SUM]] | ||
| Line 33: | Line 40: | ||
** [[MIN (Ternary Gate)|MIN]] | ** [[MIN (Ternary Gate)|MIN]] | ||
** [[MAX (Ternary Gate)|MAX]] | ** [[MAX (Ternary Gate)|MAX]] | ||
* '''1 Input''' | * '''1 Input''' | ||
** [[NEG (Ternary Gate)|NEG]] | ** [[NEG (Ternary Gate)|NEG]] | ||
** [[ | ** [[RDN (Ternary Gate)|RDN]] | ||
** [[ | ** [[RUP (Ternary Gate)|RUP]] | ||
** [[NTB (Ternary Gate)|NTB]] | ** [[NTB (Ternary Gate)|NTB]] | ||
** [[PTB (Ternary Gate)|PTB]] | ** [[PTB (Ternary Gate)|PTB]] | ||
</td> | |||
<td style="margin: 50%; width: 150px; vertical-align: text-top;"> | |||
* '''+2 Input''' | |||
** [[USUM (Ternary Gate)|SUM]] | |||
** [[UCON (Ternary Gate)|CON]] | |||
** [[CAD (Ternary Gate)|CAD]] | |||
</td> | |||
</tr> | |||
</table> | |||
</div> | </div> | ||
<div class="mainpage_box"> | <div class="mainpage_box"> | ||
== Binary Logic Gates == | == Binary Logic Gates == | ||
* '''+2 Input''' | * '''+2 Input''' | ||
| Line 119: | Line 135: | ||
* [[MUL (BCT)|MUL]] | * [[MUL (BCT)|MUL]] | ||
* [[SUM (BCT)|SUM]] | * [[SUM (BCT)|SUM]] | ||
* [[ | * [[RDN (BCT)|RDN]] | ||
* [[ | * [[RUP (BCT)|RUP]] | ||
</div> | </div> | ||
<div class="mainpage_box"> | <div class="mainpage_box"> | ||
=== Logic === | === Logic === | ||
* [[MUX (BCT)|MUX]] | * [[MUX (BCT)|MUX]] | ||
Latest revision as of 00:22, 6 March 2026
TNINE Balanced Ternary Computer
Hobby Project
Ternary Logic Gates
| Balanced | Unsigned |
|---|---|
Logic
Processor
Computer
Programming
Other Implementations
Binary-Coded Ternary Circuits
Logic
Operations