Index: Difference between revisions

From TernaryWiki
Jump to navigationJump to search
 
(2 intermediate revisions by the same user not shown)
Line 42: Line 42:
* '''1 Input'''
* '''1 Input'''
** [[NEG (Ternary Gate)|NEG]]
** [[NEG (Ternary Gate)|NEG]]
** [[DEC (Ternary Gate)|DEC]]
** [[RDN (Ternary Gate)|RDN]]
** [[INC (Ternary Gate)|INC]]
** [[RUP (Ternary Gate)|RUP]]
** [[NTB (Ternary Gate)|NTB]]
** [[NTB (Ternary Gate)|NTB]]
** [[PTB (Ternary Gate)|PTB]]
** [[PTB (Ternary Gate)|PTB]]
Line 49: Line 49:
<td style="vertical-align: text-top;">
<td style="vertical-align: text-top;">
* '''+2 Input'''
* '''+2 Input'''
* [[US-SUM (Ternary Gate)|SUM]]
* [[USUM (Ternary Gate)|SUM]]
* [[US-CON (Ternary Gate)|CON]]
* [[UCON (Ternary Gate)|CON]]
* [[US-CAD (Ternary Gate)|CAD]]
* [[UCAD (Ternary Gate)|CAD]]
</td>
</td>
</tr>
</tr>
Line 135: Line 135:
* [[MUL (BCT)|MUL]]
* [[MUL (BCT)|MUL]]
* [[SUM (BCT)|SUM]]
* [[SUM (BCT)|SUM]]
* [[INC (BCT)|INC]]
* [[RDN (BCT)|RDN]]
* [[DEC (BCT)|DEC]]
* [[RUP (BCT)|RUP]]
</div>
</div>


<div class="mainpage_box">
<div class="mainpage_box">
=== Logic ===  
=== Logic ===  
* [[MUX (BCT)|MUX]]
* [[MUX (BCT)|MUX]]

Latest revision as of 11:36, 5 March 2026

TNINE Balanced Ternary Computer

Hobby Project

Ternary Logic Gates

Balanced Unsigned

Binary Logic Gates

Logic

Ternary Compute

Binary-Coded Ternary Circuits