Te
rna
ry
Wiki
From TernaryWiki
Revision as of 17:11, 1 August 2025 by
MrDyne
(
talk
|
contribs
)
(
diff
)
← Older revision
|
Latest revision
(
diff
) |
Newer revision →
(
diff
)
Jump to navigation
Jump to search
TNINE Balanced Ternary Computer
Hobby Project
Wiki
About
Project Goals
Current Focus
Ternary vs Binary
AI Notice
Quantum
Ternary Logic Gates
+2 Input
SUM
CON
ANY
EOR
COM
MIN
MAX
1 Input
NEG
DEC
INC
NTB
PTB
Binary Logic Gates
+2 Input
XOR
AND
OR
1 Input
NOT
Logic
Full Adder
Ternary Compute
Shift
Rotate
Add
Multiply
Processor
Registers
ALU
Instructions
Instruction Set Map
Memory
IO
Computer
Terminal
Data Storage
Programming
Heptavintimal
Construct
T Language
Implementation
Binary-Coded Ternary
Current Simulator Project
Other CircuitVerse Projects
Other Implementations
Low Open High
NZP
FPGA
Custom Chip
Binary-Coded Ternary Circuits
Gates
NEG
ANY
CON
EOR
SUM
INC
DEC
Logic
MUX
Half Adder
Full Adder
Operations
Adder
Multiplier
Shifts
Navigation menu
Page actions
Main Page
Discussion
Read
View source
History
Page actions
Main Page
Discussion
More
Tools
Personal tools
Log in
Navigation
Main page
Recent changes
Search
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information